The tunneling current density in a MOS cell for a low-voltage microcontroller based on EEPROM is calculated for high electric strengths. Furthermore, this current density is discussed in terms of the oxide thickness and an approximate expression for the velocity of charge carriers is derived.
INTRODUCTION
It is well-known the role played by the tunneling effect in certain electronic devices. In particular, MOS transistors involved in EEPROM for low-voltage microcontrollers exhibit various attractive features from the strict point of view of physical electronics. One of these features is related to the tunneling current of MOS cells; this current is very sensitive to the thickness of the involved oxide layer since the electric field in this layer is dependent upon this thickness and the current is strongly dependent on the electric-field strength. The aim of this paper consists of to discuss quantitatively some aspects related to the above dependences as well as carrier-velocity considerations. In addition, we want to remark that this MOS device has two gates: the control gate and the floating gate [3] . It has been claimed that when the drain voltage is reduced from 5 V to 3 V, the corresponding charge pump output voltage also diminishes [3] . As a consequence, the control gate voltage becomes smaller; this means that the voltage drop across the tunnel oxide will decrease [3] . The diminished tunneling of electrons onto the floating gate gives rise to a slow erase operation resulting in EEPROM fallout [3] . 
